

Fig. 1




Fig. 2

Replacement Sheet

3/20

Fig. 5b




Fig. 5a

Replacement Sheet

4/20




Fig. 6a

5/20




Fig. 6b

6/20




Fig. 6c

Replacement Sheet

7/20




Fig. 7a

Replacement Sheet

8/20




Fig. 7b

Replacement Sheet

9/20




Fig. 7c

Replacement Sheet

10/20




Fig. 7d

11/20

**PD-SOI
NMOS**





Fig. 8

Binary memory



Multilevel memory




Fig. 10a

Fig. 10b

Fig. 10c

Replacement Sheet

20/20




Fig. 18